2 look pll

Author: t | 2025-04-25

Just like OLL, there are two ways to approach PLL: 2-Look PLL and Full PLL. If you re still working on improving your solving skills, 2-Look PLL is a great way to get started before transitioning to Full PLL. 2-Look PLL. 2-Look PLL is a simplified version of this step, where you solve the last layer in two stages. See also. 2-Look PLL; PLL Algorithm Database; 2-Sided PLL Recognition; External links. AlgDB PLL Page; SpeedCubeDB PLL Page PLL 2SR: A guide to recognizing PLLs by

2 Look OLL and PLL

This page is a glossary of some of the most common speedcubing terms and acronyms. +2 The standard time penalty in WCA competitions, plus two seconds. 2GLL 2-Generator Last Layer. These algorithms are used for the ZBLL cases which require only edge permutation and corner orientation. 2LLL 2 Look Last Layer - solving the last layer in two steps or 'looks'. For the CFOP method, this generally refers to OLL and PLL. 3LLL 3 Look Last Layer - solving the last layer in three steps or 'looks'. For the CFOP method, this generally refers to 2 Look OLL and full PLL. 4LLL 4 Look Last Layer - solving the last layer in four steps or 'looks'. For the CFOP method, this generally refers to 2 Look OLL and 2 look PLL. Algorithm An algorithm is a sequence of moves designed to achieve a particular outcome on a puzzle. Anti-Sune The inverse of the Sune algorithm, the Anti-Sune algorithm re-orients 3 corners anticlockwise. AUF Adjust U Face. This is a move generally performed before or after an algorithm to align the U face to a desired position. It could either be U, U', or U2. Beginner's method A beginner's method refers to speedsolving methods designed for beginners, which often have many steps to simplify the process. BLD Blindfolded speedcubing - refers to solving cubes blindfolded. BLE Brooks' Last Edge. These algorithms insert an edge into your your last F2L slot and orient the corners of the last layer. Blockbuilding Blockbuilding generally refers to inuitively solving blocks of pieces around the cube, in contrast to algorithmic speedcubing approaches. Center Refers to the middle piece on each side of a Rubik's cube. For bigger cubes, it refers to the pieces with only one colour. CFOP Cross-F2L-OLL-PLL. The most commonly used speedsolving method. CLL Corners of Last Layer. These algorithms solve the corners of the last layer, as their name suggests. CLS Corner Last Slot. CLS algorithms solve the last F2L corner and orient your last layer at the same time. They are used when the edge of your final F2L pair is already solved, and the last layer edges are oriented. COLL Corners and Orientation of Last Layer. COLL algorithms are used to orient and permute the corners of your last layer at the same time. Commutator A sequence of moves of the form A-B-A'-B'. Example: (R' D' R) (U) (R' D R) (U') Conjugate A sequence of moves of the form A-B-A'. Example: (R U2 R') (R' F R F') (R U2 R') Corner Refers to the corner pieces on the Rubik's cube, which are the pieces with three different colours. CP Corner Permutation Cross The cross generally refers to correctly solving 4 edge pieces around a center piece, to form a 'plus' or 'cross' out of the center and edge stickers. Cube Rotation Rotating the cube in place without turning any of the sides. The three rotational axes used in cube notation are x y and z. DNF Did Not Finish

2 Look PLL - Cube.Academy

The issue persists. OK Status Error Reported 31 0x80000000 IMU measurement outlier detected. Indicates when the SPAN system has detected an outlier in the IMU performance. May be treated as a notice unless the issue persists. OK Outlier detected RF Paths for OEM7 Receivers RF Path OEM719, OEM729,OEM7700, PwrPak7,CPT7700, SMART7 OEM7720, PwrPak7D,CPT7 OEM7500, OEM7600, SMART2 RF1 GPS L1 GLONASS L1 Galileo E1 BDS B1 QZSS L1 SBAS L1 1st antenna GPS L1 GLONASS L1 Galileo E1 BDS B1 QZSS L1 SBAS L1 GPS L1 GLONASS L1 Galileo E1 BDS B1 QZSS L1 SBAS L1 RF2 Reserved Reserved GPS L2/L5 GLONASS L2/L3 Galileo E5 BDS B2 QZSS L2/L5 NavIC L5 SBAS L5 RF3 GPS L2 GLONASS L2 Galileo E6 BDS B3 QZSS L2/L6 1st antenna GPS L2/L5 GLONASS L2/L3 Galileo E5 BDS B2 QZSS L2/L5 NavIC L5 SBAS L5 Reserved RF4 GPS L5 GLONASS L3 Galileo E5 BDS B2 QZSS L5 NavIC L5 SBAS L5 2nd antenna GPS L1 GLONASS L1 Galileo E1 BDS B1 QZSS L1 Reserved RF5 Reserved 2nd antenna GPS L2/L5 GLONASS L2/L3 Galileo E5 BDS B2 QZSS L2/L5 NavIC L5 Reserved RF6 Reserved Reserved Reserved Auxiliary 2 Status Nibble Bit Mask Description Bit = 0 Bit = 1 N0 0 0x00000001 SPI Communication Failure OK Error 1 0x00000002 I2C Communication Failure OK Error 2 0x00000004 COM4 buffer overrun flag No overrun Buffer Overrun 3 0x00000008 COM5 buffer overrun flag No overrun Buffer Overrun N1 4 0x00000010 Reserved 5 0x00000020 Reserved 6 0x00000040 Reserved 7 0x00000080 Reserved N2 8 0x00000100 Reserved 9 0x00000200 COM1 buffer overrun flag OK Buffer Overrun 10 0x00000400 COM2 buffer overrun flag OK Buffer Overrun 11 0x00000800 COM3 buffer overrun flag OK Buffer Overrun N3 12 0x00001000 PLL RF1 unlock flag OK PLL Unlock 13 0x00002000 PLL RF2 unlock flag OK PLL Unlock 14 0x00004000 PLL RF3 unlock flag OK PLL Unlock 15 0x00008000 PLL RF4 unlock flag OK PLL Unlock N4 16 0x00010000 PLL RF5 unlock flag OK PLL Unlock 17 0x00020000 PLL RF6 unlock flag OK PLL Unlock 18 0x00040000 CCOM1 buffer overrun OK Buffer Overrun 19 0x00080000 CCOM2 buffer overrun OK

2-look PLL - Rubikovykostky.cz

A positive current source, and the other Q output enables a negative current source. These current sources are known as the charge pump. For more details on PFD operation, consult “Phase-Locked Loops for High Frequency Receivers and Transmitters.”Using this architecture, the input to +IN below is at a higher frequency than the –IN (Figure 4), and the resultant charge pump output is pumping current high, which, when integrated in the PLL low-pass filter, will push the tuning voltage of the VCO up. In this way, the –IN frequency will increase as the VCO increases, and the two PFD inputs will eventually converge or lock to the same frequency (Figure 5). If the frequency to –IN is higher than +IN, the reverse happens.Figure 4. A PFD out of phase and frequency lock.Figure 5. Phase frequency detector, frequency, and phase lock.Returning to our original example of the noisy clock that requires cleaning, the phase noise profile of the clock, free running VCXO, and closed-loop PLL can be modeled in ADIsimPLL.Figure 6. Reference noise.Figure 7. Free running VCXO.Figure 8. Total PLL noise.As can be seen with the ADIsimPLL plots shown, the noisy phase noise profile of the REFIN (Figure 6) is filtered by the low-pass filter. All the in-band noise contributed by the PLL reference and PFD circuitry is filtered out by the low-pass filter, leaving only the much lower VCXO noise (Figure 7) outside the loop bandwidth (Figure 8). When the output frequency is equal to the input frequency it creates one of the simplest PLL configurations. Such a PLL is called a clock clean-up PLL. For clock clean-up applications such as these, narrow (High Frequency Integer-N ArchitectureTo generate a range of higher frequencies, a VCO is used, which tunes over a wider range than a VCXO. This is regularly used in frequency hopping or in spread spectrum frequency hopping (FHSS) applications. In such PLLs, the output is a high multiple of the reference frequency. Voltage controlled oscillators contain a variable tuning element, such as a varactor diode, which varies its capacitance with input voltage, allowing a tuneable resonant circuit, which permits. Just like OLL, there are two ways to approach PLL: 2-Look PLL and Full PLL. If you re still working on improving your solving skills, 2-Look PLL is a great way to get started before transitioning to Full PLL. 2-Look PLL. 2-Look PLL is a simplified version of this step, where you solve the last layer in two stages. See also. 2-Look PLL; PLL Algorithm Database; 2-Sided PLL Recognition; External links. AlgDB PLL Page; SpeedCubeDB PLL Page PLL 2SR: A guide to recognizing PLLs by

2 Look PLL Cube.Academy

Abstract:Phase-locked loop (PLL) circuits exist in a wide variety of high frequency applications, from simple clock clean-up circuits, to local oscillators (LOs) for high performance radio communication links, and ultrafast switching frequency synthesizers in vector network analyzers (VNA). This article explains some of the building blocks of phase locked loop circuits with references to each of these applications, in turn, to help guide the novice and phase locked loop expert alike in navigating part selection and the trade-offs inherent for each different application. The article references the Analog Devices ADF4xxx and HMCxxx family of PLLs and voltage controlled oscillators (VCOs), and uses ADIsimPLL (Analog Devices in-house PLL circuit simulator) to demonstrate these different circuit performance parameters. Basic Configuration: Clock Clean-Up CircuitIn its most basic configuration, a phase-locked loop compares the phase of a reference signal (FREF) to the phase of an adjustable feedback signal (RFIN) F0, as seen in Figure 1. In Figure 2 there is a negative feedback control loop operating in the frequency domain. When the comparison is in steady-state, and the output frequency and phase are matched to the incoming frequency and phase of the error detector, we say that the PLL is locked. For the purposes of this article we shall only consider a classical digital PLL architecture as implemented on the Analog Devices ADF4xxx family of PLLs.The first essential element in this circuit is the phase frequency detector (PFD). The PFD compares the frequency and phase of the input to REFIN to the frequency and phase of the feedback to RFIN. The ADF4002 is a PLL that can be configured as a standalone PFD (with the feedback divider N = 1). As such, it can be used with a high quality voltage controlled crystal oscillator (VCXO) and a narrow low-pass filter to clean up a noisy REFIN clock.Figure. 1 Basic PLL configuration.Figure 2. Basic PLL configuration.Phase Frequency DetectorFigure 3. Phase frequency detector.The phase frequency detector in Figure 3 compares the input to FREF at +IN and the feedback signal at –IN. It uses two D-type flip flops with a delay element. One Q output enables

All 2 Look Pll Algorithms Fingertricks (My 2 Look Pll - YouTube

= u sq d x pll d t = − k ppll U sq − k ipll x 5 (14) where k ppll and k ipll are the parameters of the PLL; x 5 and x pll are the intermediate control variables, which denote the integral of the PI controller’s error signals in PLL.The output of the PLL is the phase signal park transforms, which can be expressed as θ = ω 0 t + x pll ω = ω 0 − k ppll U sq − k ipll x 5 (15) where ω 0 is the angle frequency reference value of AC system and θ is the phase signal park transforms.The CCSC contains two PI controllers, the dynamics of which can be expressed as d f 1 d t = I cirdref − I cird d f 2 d t = I cirqref − I cirq (16) with I cirdref and I cirqref being the reference value of the circulating current. f 1 and f 2 indicate the intermediate control variables, which denote the integral of the PI controller’s error signals.The output of the CCSC is the circulating current suppression voltage, which is denoted by U cird and U cirq . U cird = k pcir I cirdref − I cird + k icir f 1 + 2 ω L arm I cirq U cirq = k pcir I cirqref − I cirq + k icir f 2 − 2 ω L arm I cird (17) in which k pcir and k icir are the proportional and integral gain of the PI controller in the CCSC. 3.3. AC SystemFigure 6 depicts the equivalent circuit of an AC system, where the AC system is modelled by a resistance-inductance series circuit with an AC voltage source [39], and R ac and L ac are the equivalent AC resistance and inductance, respectively. L T are the transformer equivalent inductance. The internal dynamic characteristics of AC system are coupled with the DC power grid through the AC voltage source. 3.4. DC SystemThe DC system of an MMC-based MTDC transmission system consists of DC

[PLL 2-look] - PLL Ub (4/6) - YouTube

Acer Aspire One D250 - Overcloking PLL w Acer Aspire One D250 SetFSB ... Download file - link to post ... 2.1.100.0 - 03/07/2009 Added ICS9UMS9610BL.Resource integration:2 points; Amount of Downloads144; Resource type:Other ... SETFSB modified version of the most complete PLL · 2.1.100.0 setfsb modified ...setfsb 2.1.100.0 修改版包含最全PLL 评分: 本软件是软超频软件中的实力派，非常好用的一款软件，由于新版需要付费，本软件经过修改，已经支持新的时钟频率 ...Download SetFSB - Quickly gain thorough details about your CPU and push it to the limits for extra performance with this powerful ...Changelog: Updated SetFSB : Version 2.1.100.0 - Added ICS9UMS9610BL.. - Supported Intel SCH US15W chipset.. 10.. SetFSB.. Unlike some other overclocking ...Запустив SetFSB, перейдите во вкладку Control.. Там в пункте Clock Generator выберите номер чипа вашего компьютера.. Выбрав номер PPL нажмите на ...Este tutorial mostra um overclock feito ao portátil Asus F3JC.Software necessário: SETFSB - download versão 2.1.100.0 MemSet - downloadSetFSB is published since March 25, 2018 and is a great software part of CPU Tweak subcategory. Download Books Of Mustansar Hussain TararIt won over 1,729 installations all time and more than 11 last ...setfsb 2.1.100.0 修改版包含最全PLL ... v2.1.100.0 最后的免费版，之后的版本都要序列号了相关下载链接：//download.csdn.net/download/pwonline/2893.[07.03.2009]SetFSB 2.1.100.0 is available for download! Here's what's new: support for Intel SCH US15W chipset, support for ICS9UMS9610BL, ICS952611BF ...Download Setfsb Activation Key Torrent.rar - d95d238e57 26 Sep 2014 ... baixar windows loader 2.9 rar download ... SetFSB 2.1.100.0.SetFSB Download | Shareware.de; SetFSB - Clock Generator List ... Since version 2.1.100.0 the clock generator of the VAIO P (ICS9UMS9610BL) is supported.SetFSB allows to change your computer's Front Side Bus (FSB) speed.. The utility supports a wide range of

Introduction to 2 look PLL - SpeedCubing

A range of frequencies to be generated (Figure 9). The PLL can be thought of as a control system for this VCO.A feedback divider is used to divide the VCO frequency to the PFD frequency, which allows a PLL to generate output frequencies that are multiples of the PFD frequency. A divider may also be used in the reference path, which permits higher frequency references to be used than the PFD frequency. A PLL like this is the ADF4108 from Analog Devices. The PLL counters are the second essential element to be considered in our circuit.Figure 9. Voltage controlled oscillator.The key performance parameters of PLLs are phase noise, unwanted by-products of the frequency synthesis process, or spurious frequencies (spurs for short). For integer-N PLLs, spurious frequencies are generated by the PFD frequency. A leakage current from the charge pump will modulate the tuning port of the VCO. This effect is lessened by the low-pass filter and the narrower this is, the greater the filtering of the spurious frequency. An ideal tone would have no noise or additional spurious frequency (Figure 10), but in practice phase noise appears as a skirt around a carrier, as shown in Figure 11. Single sideband phase noise is the relative noise power to the carrier in a 1 Hz bandwidth, specified at a frequency offset from the carrier.Figure 10. Ideal LO spectrum.Figure 11. Single sideband phase noise.Integer-N and Fractional-N DividerFor narrow-band applications, the channel spacing is narrow (typically Figure 12. PLL with dual modulus N counter. Table 1. Dual Modulus Prescaler Operation N Value P/P + 1 B Value A Value 90 9 11 2 81 9 10 1 72 8 9 0 64 8 8 0 56 8 7 0 48 8 6 0 40 8 5 0 32 8 4 0 24 8 3 0 16 8 2 0 8 8 1 0 0 8 0 0 The in-band (inside the PLL loop filter bandwidth) phase noise is directly influenced by the value of N, and in-band noise is increased by 20log (N). So, for narrow-band applications in which the N value is. Just like OLL, there are two ways to approach PLL: 2-Look PLL and Full PLL. If you re still working on improving your solving skills, 2-Look PLL is a great way to get started before transitioning to Full PLL. 2-Look PLL. 2-Look PLL is a simplified version of this step, where you solve the last layer in two stages.

2 look OLL/PLL Algs

Soc_rtc_slow_clk_src_tRTC_SLOW_CLK mux inputs, which are the supported clock sources for the RTC_SLOW_CLK. NoteEnum values are matched with the register field values on purpose Values:enumerator SOC_RTC_SLOW_CLK_SRC_RC_SLOWSelect RC_SLOW_CLK as RTC_SLOW_CLK source enumerator SOC_RTC_SLOW_CLK_SRC_XTAL32KSelect XTAL32K_CLK as RTC_SLOW_CLK source enumerator SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256Select RC_FAST_D256_CLK (referred as FOSC_DIV or 8m_d256/8md256 in TRM and reg. description) as RTC_SLOW_CLK source enumerator SOC_RTC_SLOW_CLK_SRC_INVALIDInvalid RTC_SLOW_CLK source enum soc_rtc_fast_clk_src_tRTC_FAST_CLK mux inputs, which are the supported clock sources for the RTC_FAST_CLK. NoteEnum values are matched with the register field values on purpose Values:enumerator SOC_RTC_FAST_CLK_SRC_XTAL_D2Select XTAL_D2_CLK (may referred as XTAL_CLK_DIV_2) as RTC_FAST_CLK source enumerator SOC_RTC_FAST_CLK_SRC_XTAL_DIVAlias name for SOC_RTC_FAST_CLK_SRC_XTAL_D2enumerator SOC_RTC_FAST_CLK_SRC_RC_FASTSelect RC_FAST_CLK as RTC_FAST_CLK source enumerator SOC_RTC_FAST_CLK_SRC_INVALIDInvalid RTC_FAST_CLK source enum soc_module_clk_tSupported clock sources for modules (CPU, peripherals, RTC, etc.) Noteenum starts from 1, to save 0 for special purpose Values:enumerator SOC_MOD_CLK_CPUCPU_CLK can be sourced from XTAL, PLL, or RC_FAST by configuring soc_cpu_clk_src_t enumerator SOC_MOD_CLK_RTC_FASTRTC_FAST_CLK can be sourced from XTAL_D2 or RC_FAST by configuring soc_rtc_fast_clk_src_t enumerator SOC_MOD_CLK_RTC_SLOWRTC_SLOW_CLK can be sourced from RC_SLOW, XTAL32K, or RC_FAST_D256 by configuring soc_rtc_slow_clk_src_t enumerator SOC_MOD_CLK_APBAPB_CLK is highly dependent on the CPU_CLK source enumerator SOC_MOD_CLK_PLL_F80MPLL_F80M_CLK is derived from PLL, and has a fixed frequency of 80MHz enumerator SOC_MOD_CLK_PLL_F160MPLL_F160M_CLK is derived from PLL, and has a fixed frequency of 160MHz enumerator SOC_MOD_CLK_PLL_D2PLL_D2_CLK is derived from PLL, it has a fixed divider of 2 enumerator SOC_MOD_CLK_XTAL32KXTAL32K_CLK comes from the external 32kHz crystal, passing a clock gating to the peripherals enumerator SOC_MOD_CLK_RC_FASTRC_FAST_CLK comes from the internal 20MHz rc oscillator, passing a clock gating to the peripherals enumerator SOC_MOD_CLK_RC_FAST_D256RC_FAST_D256_CLK comes from the internal 20MHz rc oscillator, divided

2-Look PLL! Easy! - YouTube

Spiritual realms. We absorb things easily, our senses are in good form, and we more naturally accept things and people as they are. There is no need to look for definite answers right now.Date & Time: Jan 1 2025 2:35 amEvent: Tr-Tr Mon Sqq JupDescription: Transiting Moon SesquiSquare Transiting JupiterTime to show some restraint. Grandiosity is not appealing. Neither is excess. Practice self-control. Self-indulgence is more likely now. We’re not as inclined to consider the consequences of over-eating, over-drinking, or overdoing in general. We may be acting in a haughty manner.Date & Time: Jan 1 2025 3:46 amEvent: Tr-Tr Mon Pll CerDescription: Transiting Moon Parallel Transiting CeresDate & Time: Jan 1 2025 4:43 amEvent: Tr-Tr Mon Sqr VesDescription: Transiting Moon Square Transiting VestaWe can be a little stiff with our emotions, and we can be distracted from our work or focus. There can be difficulty expressing tenderness, concern, or care.Date & Time: Jan 1 2025 5:02 amEvent: Tr-Tr Mon SSq SatDescription: Transiting Moon SemiSquare Transiting SaturnWe could feel burdened, restricted, or limited during this brief influence. We could be feeling a little down on ourselves, excluded, or lonely. There can be some awkwardness or stiffness and difficulty showing affection and feelings. Patience is a virtue right now; otherwise, we might succumb to feelings of frustration and sadness. All good things come to those who wait.Date & Time: Jan 1 2025 5:49 amEvent: Tr-Tr Mon Cnj AquDescription: Transiting Moon Entering AquariusThis is generally a good time for social pursuits, group projects, trying something new, joining a group, and networking. A change of pace refreshes. Hobbies, clubs, and groups may demand attention now. It is time to build networks and cooperate. Humanitarian pursuits are highlighted.Date & Time: Jan 1 2025 7:12 amEvent: Tr-Tr Mon Sxt NodDescription: Transiting Moon Sextile Transiting North NodeA good time for dealing with the public, for making connections, and for taking positive steps towards a personal or professional goal. You are able to make changes. This is a feel-good time for embracing new opportunities.Date & Time: Jan 1 2025 7:44 amEvent: Tr-Tr Mon Cnj PluDescription: Transiting Moon Conjunction Transiting PlutoDeeper feelings emerge. Emotional extremes can be experienced now. This can be a time that we crave or recognize the need for an overhaul – a deep, lasting change.Date & Time: Jan 1 2025 8:52 amEvent: Tr-Tr Mon Opp MarDescription: Transiting Moon Opposition Transiting MarsWe may be acting on impulse now, and if we’ve been holding back our feelings, they might burst up and out now. There can be touchiness, we can be temperamental, but also courageous. There could be domestic conflict or a conflict within ourselves (whether or not to express something, or to act upon a desire).Date & Time: Jan 1 2025 11:05 amEvent: Tr-Tr Mon Cpl MarDescription: Transiting Moon ContraParallel Transiting MarsDate & Time: Jan 1 2025 2:14 pmEvent: Tr-Tr Mon Pll PluDescription: Transiting Moon Parallel Transiting PlutoDate & Time: Jan 1 2025 3:20 pmEvent: Tr-Tr Mon Pll SunDescription: Transiting Moon Parallel Transiting SunDate & Time:. Just like OLL, there are two ways to approach PLL: 2-Look PLL and Full PLL. If you re still working on improving your solving skills, 2-Look PLL is a great way to get started before transitioning to Full PLL. 2-Look PLL. 2-Look PLL is a simplified version of this step, where you solve the last layer in two stages.

2-Look PLL - Alon Swartz

The ADuC812, ADuC831, and ADuC841, the baud rate isderived indirectly from the master clock frequency; that is, a9600 baud rate is set based on a master clock frequency of11.0592 MHz. If the master clock frequency is increased ordecreased, the baud rate increases or decreases according to therelevant baud rate equation given in the part data sheet. For theADuC812, the equation is as follows:Baud Rate = 9600 Baud × Crystal Freq/11.0592 MHzFor example, if the master clock frequency is set to 1 MHz, thenthe loader configures the UART at 868 baud.The PC program WSD.exe, discussed in the Windows SerialDownloader (WSD.exe) section, allows the user to input thetarget master clock rate and, thus, reconfigure the PC baud rateto match that of the loader. Note that the ADuC841 only operates in download mode witha crystal with a value less than 16.0 MHz or, alternately, a20 MHz crystal. Values between 16.0 MHz and 20 MHz willnot function correctly for serial download.For the ADuC816, ADuC824, ADuC832, ADuC834, ADuC836,ADuC842, ADuC843, ADuC845, ADuC847, and ADuC848, thebaud rate is configured for 9600 baud assuming a 16.777216 MHzfor SAR ADC parts (ADuC814, ADuC832, ADuC842, andADuC843) and a 12.583 MHz core frequency for all Σ-Δ parts(ADuC834, ADuC836, ADuC845, ADuC847, and ADuC848). If a32.768 kHz watch crystal is present, then the PLL automaticallylocks to these frequencies (16.777216 MHz or 12.58 MHz). If thecrystal is not present, then the PLL cannot be guaranteed to lock tothis frequency. The WSD.exe program allows the user to change thebaud rate to suit the clock generated in this circumstance. If, in theabsence of a crystal, the PLL lock frequency is measured, then theactual baud rate can be derived from the following (assuming a12.58 MHz part): Baud Rate = 9600 Baud × PLL Lock Freq/12.583 MHzINTERROGATING THE LOADERThe loader should be interrogated first to verify that the loaderis correctly present and that the loader firmware versionnumber is as expected.Version 2 of the loader can be interrogated at anytime (as longas the MicroConverter loader is running) by sending thefollowing interrogation data packet to the MicroConverter: or ‘!’ ‘Z’ The MicroConverter loader responds immediately by sendingits 25-byte ID data packet.Version 1 of the loader expects to see the ! character beforeresponding with the ID data packet. The interrogation packetshould, therefore, wait after sending the ! character to see ifthere is any response before transmitting the Z and the remainder of the interrogation string. If there is no response from